`timescale 1ns / 1ps

////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer:
//
// Create Date:   16:18:49 12/16/2024
// Design Name:   Display
// Module Name:   C:/CYH/ISE/13/Lab13/test02.v
// Project Name:  Lab13
// Target Device:  
// Tool versions:  
// Description: 
//
// Verilog Test Fixture created by ISE for module: Display
//
// Dependencies:
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
////////////////////////////////////////////////////////////////////////////////

module test02;

	// Inputs
	reg clk;
	reg [32:1] data;
	reg enable;

	// Outputs
	wire [2:0] which;
	wire [7:0] seg;

	// Instantiate the Unit Under Test (UUT)
	Display uut (
		.clk(clk), 
		.data(data), 
		.enable(enable), 
		.which(which), 
		.seg(seg)
	);

	initial begin
		// Initialize Inputs
		clk = 0;
		data = 0;
		enable = 0;

		// Wait 100 ns for global reset to finish
		#100;
        
		// Add stimulus here
		enable=1'b1;
		data=32'h1234_5678;
	end
   always #0.001 clk = ~clk;    
endmodule

